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     This paper exploits the well-known CMOS beta multiplier circuit to synthesize 
a voltage reference, which is well suitable for low voltage and ultra-low power 
bio-medical applications. The present technique uses only MOS transistors to 
generates PTAT and CTAT currents. Self-biasing technique has been used to 
minimize the temperature and power supply dependency. A prototype in 65nm 
CMOS has been developed, at room temperature it is generating 404mV 
reference voltage with 2.6mV drift over wide temperature range (from -40 to 
1250C). This has been designed to operate with a power supply voltage down to 
0.6V and consumes 1.4uA current from the supply. The simulated temperature 
coefficient is 40ppm/0C. Circuit occupies 0.0039mm2 area. 
 
Introduction: A low voltage bandgap reference, specifically one that can 
operate on low voltage is always challenging. There is a growing 
requirement that operates in wide range applications including filters, 
memory, data converters, bio-medical applications [1]. Portable and 
wearable bio-medical devices are capable of detecting signals in areas 
such as electrocardiography(ECG) and electroencephalography(EEG), 
sensing these sensitive signals require high precision ADC (~12 bit), 
which requires highly accurate and low power voltage reference circuit. 
       The fundamental operating principle of a reference circuit is to 
generate scaled combination PTAT and CTAT current/voltage to 
generate temperature independent voltage. There have been several 
attempts to build this concept. A typical low voltage bandgap [2] uses 
BJT’s to generate PTAT current and to fabricate in the standard CMOS 
process parasitic vertical PNP Bipolar Junction Transistor (BJT) has 
been used. This has three problems, one is these transistors are having 
poor current gain (β) and sensitive to process variation which could lead 
to temperature drift of the reference voltage. The second problem is the 
power supply voltage requirement, Vbe of the BJT (~0.7V) doesn’t 
scale with the process and limits the supply voltage. The third problem 
is BJT bias current is significantly high compared to the counterpart 
(MOSFET), which is a big problem the for the bio-medical and 
wearable application.  Hence there is a clear motivation for pure MOS 
transistor based designs. 
       Peaking current source has been modified as bandgap reference by 
exploiting the difference between Vgs of two transistors [3], but this 
requires cascading of transistors hence not suitable for low voltage and 
poor power supply rejection, which demands a Voltage Regulator. 
Another method is to generate reference based on extrapolated 
MOSFET threshold voltage (Vth) at very low temperature to realize low 
voltage operation [4], but this has unacceptable process variation which 
requires calibration. [5][6] are based on mutual cancellation of mobility 
and threshold voltage, but it is difficult to track both variations and 
often very sensitive to the transistor models very strongly, which might 
create yield problem while going for mass production. Most of the 
designs use op-amps in the core circuit to achieve high performance 
such as temperature independence, power supply insensitivity, but they 
come at the expense of power and area [7]. These designs require 
voltage headroom’s also, which makes them not suitable for low 
voltage applications. This paper explores standard beta multiplier circuit 
to generate PTAT and CTAT currents and finally bandgap reference 
voltage generation. Some of the key metrics differentiate our work from 
the state of art is low power, low voltage, and less complexity. The rest 
of the paper organized as follows. Section 2 introduces the beta 
multiplier circuit and qualitative treatment of its PTAT and CTAT 
nature, Section 3 describes proposed reference circuit and 
implementation details. Finally, section 4 summarizes the simulation 
results and layout of the prototype  
 
2. Beta Multiplier: Fig:1 shows the beta multiplier (constant gm) 
conventional circuit [8]. The fundamental principle of working is to 
create a voltage drop equal to the difference between the VGS of two 
transistors carrying same current but different sizes (W/L). Transistor 
M3,M4 connected in a such a way that Vgs3-Vgs4 defines current through 
Rs. The current mirror formed by M2,M1 will force the same current 
through Transistors M3,M4. Though this is a very common circuit, 
feedback mechanism in this circuit is very subtle. Fig:2 shows the I-V 
characteristics of M3,M4. From the figure, circuit settles at the 
intersecting point of the two curves. During the circuit converging to the 
desired operating, it can be either side of the intersecting point. If the 
current lesser than the desired one means I1>I2 and vice versa. If I1-I2>0, 
then circuit current must increase. Current can be increased by 
increasing voltage of the node A. So feedback should work in such a 
way that somehow node A has to increase if circuit detects I1-I2>0 and 
vice versa.  Since M1,M3 connected in series, node A can detect the 
current difference and it increases according to i1-i2 polarity hence by 
connecting Node A to gate of the M3, circuit acts as negative feedback 
circuit.M3 aspect ratio (W/L) must be higher than M4, because Vgs3 has 
to be lesser than Vgs4. To save power this circuit has been designed in 
the deep sub-threshold region by increasing the devices sizes and 
controlling resister Rs. 
Drain current of the NMOS operating in the sub-threshold region can be 
expressed as follows. 
𝐼𝐼𝐷𝐷 = 𝑊𝑊𝐿𝐿 𝐼𝐼0𝑒𝑒𝑒𝑒𝑒𝑒 �𝑉𝑉𝑔𝑔𝑔𝑔−𝑉𝑉𝑡𝑡ℎ𝜂𝜂𝑉𝑉𝑇𝑇 � �1 − 𝑒𝑒𝑒𝑒𝑒𝑒 �−𝑉𝑉𝑑𝑑𝑔𝑔𝑉𝑉𝑇𝑇 ��                     (1) 
Where 𝐼𝐼𝑜𝑜 = µ𝑛𝑛𝐶𝐶𝑜𝑜𝑜𝑜(𝜂𝜂 − 1)𝑉𝑉𝑇𝑇2,  and W is the width is the length, µ𝑛𝑛is 
electron mobility, 𝐶𝐶𝑜𝑜𝑜𝑜is gate oxide capacitance, 𝜂𝜂 is sub-threshold slope 
factor, 𝑉𝑉𝑇𝑇 is thermal voltage, 𝑉𝑉𝑡𝑡ℎis threshold voltage. For Vds>4VT 
(~100mV at room temperature), vds term in (1) is very less and Id is 
almost independent of vds, it is expressed as  
                    𝐼𝐼𝐷𝐷 = 𝑊𝑊𝐿𝐿 𝐼𝐼0𝑒𝑒𝑒𝑒𝑒𝑒 �𝑉𝑉𝑔𝑔𝑔𝑔−𝑉𝑉𝑡𝑡ℎ𝜂𝜂𝑉𝑉𝑇𝑇 �                                   (2) 
                          𝑉𝑉𝑔𝑔𝑔𝑔 = 𝑉𝑉𝑡𝑡ℎ + 𝜂𝜂𝑉𝑉𝑇𝑇 ln� 𝐼𝐼𝑑𝑑𝑊𝑊
𝐿𝐿
𝐼𝐼0
�                                    (3)  
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Fig. 1 Beta Multiplier circuit 
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Fig. 2 V-I characteristics of the beta multiplier 
 
The circuit configuration as shown in fig:1(a) constrains the difference 
between vgs of M3, M4 in a relation given as follows. 
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𝑉𝑉𝑔𝑔𝑔𝑔3 − 𝑉𝑉𝑔𝑔𝑔𝑔4 = 𝐼𝐼1𝑅𝑅𝑔𝑔       (4) 
 
 
Substituting (3) into (4) results the transistor current as follows. 
                                               𝐼𝐼1𝑅𝑅𝑔𝑔 = 𝜂𝜂𝑉𝑉𝑇𝑇 ln ��𝑊𝑊𝐿𝐿 �4
�
𝑊𝑊
𝐿𝐿
�
3
�                            (5) 
If the aspect ratio of M4 is β times higher than M3, then current can be 
expressed as  
                                               𝐼𝐼1 = 𝜂𝜂𝑉𝑉𝑇𝑇 ln(𝛽𝛽)𝑅𝑅𝑔𝑔                                        (6) 
From (6), the voltage drop across Rs is PTAT, because thermal voltage 
(KT/q) increases with temperature. A PTAT current carrying Transistor gate to source voltage (Vgs) and threshold voltage (Vth) decreases with temperature [12], because increasing temperature will increase electrons thermal energy and requires less voltage to invert the channel in the MOSFET and it can be approximated as a first order polynomial with a negative slope as follows.                     Vgs(T)~Vgs(T0) + Kth( TTo − 1)                                  (7)   Where Kth is temperature coefficient of Vgs. Fig. 3 shows the simulated gate to source voltage of the transistor wrt temperature., it has been showing CTAT nature with -0.3mV/0C temp coefficient. 
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Fig. 3 Gate to source voltage wrt temperature 
 
3. Proposed Bandgap reference circuit: As explained in the 
introduction, the idea of bandgap reference is scaled summation of 
PTAT and CTAT current’s and convert into voltage. From the section 
2, Beta multiplier bias current is having PTAT nature. Unfortunately, 
CTAT current is not available in beta multiplier, but Vgs3 will have 
CTAT nature, using a conventional voltage to current converter formed 
by OP1,M5,R1 will create CTAT current through M5.Fig:2 shows the 
proposed full schematic of the bandgap reference. It contains Beta 
multiplier, V to I converter and current summation network. Mp carries 
PTAT current and Mc carries CTAT and hence the voltage across R2 is 
temperature independent voltage. To have a flexible design and 
minimize the resister values, used scaling factors α1 and α2 in the 
current mirrors M1,Mp and M5,Mc respectively. 
Current through Mp is given by 𝛼𝛼1
𝑉𝑉𝑔𝑔𝑔𝑔3
𝑅𝑅1
                               
Voltage across R2 is given by the following expression 
Vref= �𝛼𝛼1 𝜂𝜂𝑉𝑉𝑇𝑇 ln(𝛽𝛽)𝑅𝑅𝑆𝑆 + 𝛼𝛼2 𝑉𝑉𝑔𝑔𝑔𝑔3𝑅𝑅1 � 𝑅𝑅2 
                             =  �𝛼𝛼1𝜂𝜂𝑉𝑉𝑇𝑇 ln(𝛽𝛽) + 𝑅𝑅𝑔𝑔𝑅𝑅1 𝛼𝛼2𝑉𝑉𝑔𝑔𝑔𝑔3� 𝑅𝑅2𝑅𝑅𝑔𝑔                         (8) 
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Fig. 4 Proposed bandgap Reference 
                                                                      
For minimizing the temperature coefficient of the reference voltage,    𝜕𝜕𝑉𝑉ref
𝜕𝜕𝑇𝑇
= 0 at a known temperature. Hence by differentiating (8) we can 
deduce the following condition. 
                    𝛼𝛼1
𝑅𝑅1
𝑅𝑅𝑔𝑔
𝜕𝜕𝑉𝑉𝑇𝑇
𝜕𝜕𝑇𝑇
ln(𝛽𝛽) + 𝛼𝛼2 𝜕𝜕𝑉𝑉𝑔𝑔𝑔𝑔3𝜕𝜕𝑇𝑇 = 0                             (9) 
At room temperature  𝜕𝜕𝑉𝑉𝑇𝑇
𝜕𝜕𝑇𝑇
= 0.087𝑚𝑚𝑉𝑉/0C and from previous section 
𝜕𝜕𝑉𝑉𝑔𝑔𝑔𝑔3
𝜕𝜕𝑇𝑇
= −0.3𝑚𝑚𝑉𝑉/0C. We have chosen 𝛼𝛼1 = 13  ,𝛼𝛼2 = 1for the design 
flexibility and β=24 for the layout matching between M3, M4. 
Substituting these values into (9) we can show that 𝑅𝑅1
𝑅𝑅𝑔𝑔
=3.255 to keep a 
perfect balance between CTAT, PTAT current and hence minimum 
temperature drift.  
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Fig. 5 Self-bias CTAT generator 
        CTAT circuit is a voltage to current converter with Vgs as input. 
As shown in Fig:4, OP1 adjusts the current through M5 until the voltage 
drop across R1 equals to the Vgs of the M3. The bottle neck here is any 
offset in the opamp will also convert as current, which will create an 
error in the desired CTAT current, hence opamp needs to design with 
ultra-low offset. Increasing device sizes in the opamp will decrease the 
offset, but due to inverse square law relation between offset and device 
area [10], this method occupies a lot of silicon area. Very-efficient and 
well known way of minimizing the offset will be chopper stabilization 
method but this needs a clock generator and ripple filter [11]. Self-bias 
is one way of biasing analog circuits which will have minimal offset, 
less temperature drift, so we have chosen self-bias scheme [9] and Fig:5 
shows the detailed implementation of the circuit. M1,M2,M3,M4,Mt 
forms the opamp  and M5,R1 forms the current converter. Mc2, Mc1 
transistors produce bias voltage required for the Mt by sensing the 
output of the opamp. Unfortunately, self-biasing needs start up circuit to 
kick the circuit from undesired zero current operating point, for 
simplicity start-up circuit hasn’t shown in fig:5.  
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Fig. 6 Self-bias CTAT open-loop response 
 
Fig:6 shows the open loop frequency response of the CTAT current 
generator, which has been designed with 80dB dc gain to minimize the 
systematic offset and 500 phase margin for a well-behaved transient 
response. To assess the efficiency of the self-bias strategy, opamp offset 
variation with temperature has been simulated and compared with a 
fixed bias (means Mt bias has been derived from a diode connected 
transistor carrying fixed current). Fig:7 shows the offset of the opamp, 
which shows 3x improvement with self-bias scheme. 
 
 
Fig. 7 Simulated Offset of the self-bias opamp 
 
4. Bandgap reference simulation results:  
Proposed circuit has been implemented in 65nm 1-poly 8-metal CMOS 
technology, Table-1 shows the parameters of the transistors and 
resisters used in the proposed voltage reference circuit.  
 
TABLE I 
Transistors 
Bandgap Reference Self-Bias Opamp 
Component 
Name 
W/L 
(um/um) 
Component 
Name 
W/L 
(um/um) 
M1 42/3.2 M1 5/2 
M2 42/3.2 M2 5/2 
M3 48/3 M3 8/3 
M4 2/3 M4 8/3 
M5  32/3 Mt 10/2 
Mc 32/3 Mc1 5/2 
Mp 14/3.2 Mc2 8/3 
 
Resisters 
Component Name Resistance (KΩ) 
 
Rs 70 
R1 227.85 
R2 312 
 
Simulations have been performed on layout extracted netlist and results 
as follows. Fig:8 shows the CTAT and PTAT, scaled summation of 
these currents produces reference voltage according to the equation (9).  
  
 
Fig. 8 CTAT and PTAT currents. 
 
     Fig:9 shows the bandgap reference voltage (voltage across R2) 
variation from -400C to 1250C. At room temperature reference voltage 
is 404mV, the maximum deviation of the voltage over full temperature 
range is 2.64mV means 0.65% accuracy and this design achieves 
40ppm/0C while powered from 0.6V supply. The circuit starts working 
properly when power supply voltage greater than or equal to 0.6V. 
Minimum working power supply voltage 0.6V limited by CTAT 
generator opamp. In the supply voltage range from 0.6 to 1V, reference 
voltage changes by 2.3mV means the supply or line sensitivity is 
1.8%/V. Yield is the main parameter for volume semiconductor 
products, hence Monte Carlo variation is critical results for any 
sensitive circuits like the present one. Fig:11 depicts the histogram of 
the reference voltage, showing 2.166mV standard deviation with a 
mean of 404mV.  
 
 
 
Fig. 9 Bandgap reference voltage wrt temperature. 
       
 
Fig. 11 Line Regulation. 
 
          Fig:12 shows the simulated power spectral density (PSD) of the 
reference voltage. From the noise analysis of the circuit, flicker noise of 
transistor M3,M4 and channel thermal noise of the CTAT generator 
0
50
100
150
200
250
300
350
-4
0
-3
1
-2
2
-1
3 -4 5 14 23 32 41 50 59 68 77 86 95 10
4
11
3
12
2
Cu
rr
en
t (
nA
)
Temperature (deg)
PTAT
CTAT
400
400.5
401
401.5
402
402.5
403
403.5
404
404.5
-4
0
-3
1
-2
2
-1
3 -4 5 14 23 32 41 50 59 68 77 86 95 10
4
11
3
12
2
Re
fe
re
nc
e V
ol
ta
ge
 (m
V)
Temperature (deg)
365
370
375
380
385
390
395
400
405
410
0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1
Re
fe
re
nc
e V
ol
ta
ge
(m
V)
Supply Voltage
  
4 
 
opamp (OA1) are the dominate noise contributors. The summary of the 
performance listed in table II. 
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Fig. 11 Simulated distribution 
 
 
 
Fig. 12 Simulated PSD of the output voltage. 
The layout of the proposed circuit is shown in Fig. 13, and 
the active area is 75um*53um. Every transistor has been laid 
with proper care towards Mismatch. Special care has been 
taken for well-proximity effect (WPE) and Shallow trench 
isolation (STI), by adding enough dummies for each device 
and keeping MOSFET away from NWELL [13].  
75u
53u
 
Fig. 13 Layout of the proposed Technique 
 
TABLE II 
Performance Summary 
Parameter Value Units 
Minimum Supply Voltage 0.6 V 
Current consumption 1.4 uA 
Output Voltage 404 mV 
Temperature range -40 to 125 0C 
Temperature Coefficient 40 ppm/0C 
Integrated Noise (.1-10KHz) 41 uV 
Technology 65 nm 
Area 3975 um2 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Conclusion: A low voltage bandgap reference circuit has been proposed 
and demonstrated 40ppm/0C temperature coefficient. With the help of 
Sub-threshold MOSFET current equation, closed form for the output 
voltage has been derived and it is closely matching with the simulation 
results. A transistor level Demonstration with the layout shown and all 
results have been explained in the last section. 
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